index - Equipe Secure and Safe Hardware Accéder directement au contenu

 

Dernières publications

Mots clés

Switches Simulation Countermeasures ASIC Machine learning 3G mobile communication Internet of Things Image processing Process variation Differential Power Analysis DPA Side-channel attacks SCA Variance-based Power Attack VPA MRAM Hardware security Reliability Intrusion detection Asynchronous Side-Channel Attacks RSA Training Aging Side-channel analysis Dual-rail with Precharge Logic DPL Circuit faults Defect modeling Robustness Field Programmable Gates Array FPGA Magnetic tunnel junction Information leakage Masking countermeasure Temperature sensors TRNG Reverse-engineering Linearity Energy consumption Convolution Field programmable gate arrays Confusion coefficient Loop PUF GSM FPGA AES Security Fault injection Side-Channel Analysis Signal processing algorithms SCA Receivers Spin transfer torque Masking Writing Sécurité Side-channel attacks Formal proof Cryptography Steadiness CPA Logic gates Sensors SoC Costs Formal methods PUF Hardware Differential power analysis DPA OCaml Side-channel attack Reverse engineering Computational modeling Neural networks Application-specific VLSI designs Estimation Random access memory Filtering CRT Transistors Authentication Countermeasure Electromagnetic FDSOI Coq Voltage Tunneling magnetoresistance Randomness Power-constant logic Security and privacy Fault injection attack Protocols Power demand Mutual Information Analysis MIA Resistance Elliptic curve cryptography DRAM Lightweight cryptography STT-MRAM Magnetic tunneling Dynamic range Security services Routing Side-Channel Analysis SCA

 

Documents avec texte intégral

211

Références bibliographiques

428

Open access

39 %

Collaborations